

Vegas Schematic

KBL-R

2017/11/08

REV : A00

DY : None Installed

UMA: UMA only installed

OPS: DISCRTE OPTIMUS installed

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A4

Document Number

Vegas SKL/KBL-U

Rev


A00

Date: Wednesday, November 08, 2017

Sheet 1 of 105

Project code:
PCB P/N:17841-1
Revision: X02

Vegas/Turis MLK KBL-R Block Diagram



CHARGER		44
ISL88739		
INPUTS	OUTPUTS	
AD+	DCBATOUT	
BT+		
SYSTEM DC/DC		45
TPS51225RUKR-GP		
INPUTS	OUTPUTS	
DCBATOUT	3D3V_PWR 3D3V_S5 5V_PWR 5V_S5	
CPU Core Power		46~50
NCP81208MNTXG		
NCP81382MNTXG x 2		
NCP81382MNTXG (23e)		
NCP81253MNTBG		
INPUTS	OUTPUTS	
DCBATOUT	VCC_CORE	
DCBATOUT	+VCCGT	
DCBATOUT	+VCCGT (23e)	
DCBATOUT	+VCCSA	
DDR4 SUS		51
RT8231AGQW-GP		
APL5930KAI-TRG		
INPUTS	OUTPUTS	
DCBATOUT	1D2V_S3 0D6V_S0 2D5V_S3	
CPU VCCPRIM_CORE 1V		11
INPUTS	OUTPUTS	
1D0V_S5	+VCCPRIM_CORE	
CPU DCDC-V1D00A		53
AOZ2262QI-10-GP-U		
INPUTS	OUTPUTS	
DCBATOUT	1D0V_S5	
LDO-V1D8V		54
APL5930KAI-TRG		
INPUTS	OUTPUTS	
3D3V_S5	1D8V_S5	
5V/3V S0		40
TPS2296DPUR-GP		
INPUTS	OUTPUTS	
5V_S5 3D3V_S5	5V_S0 3D3V_S0	
EOPPIO/EDRAM (23e)		40
TPS22961DNYT		
INPUTS	OUTPUTS	
1D0V_S5 1D0V_S5	+V_EDRAM_VR +V_EOPPIO_VR	
3D3V VGA		86
AO3419L		
INPUTS	OUTPUTS	
3D3V_S0	3D3V_VGA_S0	
VGA CORE		85
ISL62771HRTZ-GP-U		
INPUTS	OUTPUTS	
DCBATOUT	VGA_CORE	
1D5V VGA S0		86
Y8288RAC-GP		
INPUTS	OUTPUTS	
DCBATOUT	1D5V_VGA_S0	

Main Func = CPU

```
#543016 Rev0.7: Ra = 500 ohm / Rb = 1k ohm
#544669 Rev0.52:
Ra = 56 ohm (TO BE CHANGED TO 100 OHMS) / Rb = 62 ohm and 150 ohm
```





Figure 10-1. Routing Illustration for PROCHOT# Topology




M1,2,3,4,5: <3 inches
M6: 1-11 inches
MCPU: 0.3-1.5 inches
Mt <0.3 mils
Main route(M1+M2+M3+M4+M5+M6+MCPU): 1-12 inches


Title **CPU_(JTAG/CPU SIDE BAND)**

Size A3	Document Number Vegas SKL/KBL-U	Rev A00
------------	---	-------------------


Date: Wednesday, November 08, 2017 Sheet 4 of 105



Main Func = CPU



PCH strap pin:



[BDW Only]PHYSICAL_DEBUG_ENABLED (DFX PRIVACY)	
CFG[3]	0 : ENABLED SET DFX ENABLED BIT IN DEBUG INTERFACE MSR
	1 : DISABLED

(#543016)

DISPLAY PORT PRESENCE STRAP	
CFG[4]	0 : ENABLED An external Display Port device is connected to the Embedded Display Port.
	1 : DISABLED (Default) No Physical Display Port attached to Embedded DisplayPort*. No connect for disable.

CFG TERMINATIONS

20140807 david

#544669 Rev0.52 (CRB)

SKL(#543016) :
Processor strap CFG[4] should be pulled low to enable embedded DisplayPort*


<Core Design>



Wistron Corporation
2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.


Title CPU (RESERVED)		
Size A 3	Document Number Vegas SKL/KBL-U	Rev A00
Date: Wednesday, November 08, 2017 Sheet 6 of 105		

20170427
For U22 & U42



Layout Note:
The total Length of Data and Clock (from CPU to each VR) must be equal (±0.1 inch).
Route the Alert signal between the Clock and the Data signals.

SVID DATA



SVID CLOCK






Figure 10-7. Routing Illustration for SVID Topology




SVID_543016:
Table 10-10. SVID Bus Routing Guidelines

Signal	W1 [inches]	W2 [inches]	W3/4/5 [inches]	W2+W3+W4+W5 [inches]	W51 [inches]	W52 [inches]	R _{pu1} [Ω]	R _{pu2} [Ω]	R _{s1} [Ω]	R _{s2} [Ω]	VCC _{gr} [v]
VIDSOUT	0.5-3	1-15	0.5-4	3-17	<0.1	<0.1	100	100	0	10	1.0
VIDSCK							Empty	45	0	50	
VIDALERT #							56	Empty	220	0	

Main Func = CPU



Design Guideline:
Skylake processor signal eDP RCOMP should be connected to the VCCIO rail via a single 24.9 $\pm 1\%$ Ω resistor.




(#543016) eDP RCOMP Guideline

Signal	Trace Width	Isolation Spacing	Resistor Value	Length
eDP_RCOMP	20 mils	25 mils	24.9 Ω $\pm 1\%$	Max = 100 mils

(#543016) DDI Disabling and Termination Guidelines

Port	Strap	Enable Port	Disable Port
Port 1	DDPB_CTRLDATA	PU to 3.3 V with 2.2-k ±5% resistor	NC
Port 2	DDPC_CTRLDATA	PU to 3.3 V with 2.2-k ±5% resistor	NC



Strap pin:

Port B / Port C Detected	Sampled at rising edge of PCH_PWROK
DDPB_CTRLDATA	0 = Port B is not detected. ★ 1 = Port B is detected.
DDPC_CTRLDATA	0 = Port C is not detected. ★ 1 = Port C is detected.

These two signals have weak internal pull-down.

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (DISPLAY)

Size
A4

Document Number



Vegas SKL/KBL-U

Rev	A00
-----	------------

Date: Wednesday, November 08, 2017


Sheet 8 of 105

Main Func = CPU



KBL-R U42 / KBL U 22 Decoupling Requirements (Sheet 2 of 3)

Domain	Backside cap	Primary side cap	Placement guideline
VCCPLL		1x 1 uF 0402	Place as close to the package as possible.
VCCPLL_DC		1x 1 uF 0201	Do not route VCCPLL, VCCPLL_DC, VCCGT closest adjacent layer over any power net other than ground.
VCCST		1x 1 uF 0402	For VccST: Refer to Figure 48-2 for additional routing details for VccST & VccSTG.



Bulk Decoupling Example (KBL-R U42/KBL U22)

Bulk Decoupling Locations	Example - U 4+2	Example - U 2+2	Notes
Vcc Power Plane at VR output	2x 220 uF (@4.5mO ESR)	1x 220 uF (@4.5mO ESR)	Placed at primary side near to VR output
VccGT Power Plane at VR output		1x 220 uF (@4.5mO ESR)	Placed at backside side near to VR output
VDDQ Power Plane at VR output		2x 47 uF 0805	Placed at primary side near to VR output
VCCIO Power Plane at VR output		2x 47 uF 0805	Placed at primary side near to VR output
VCCSA Power Plane at VR output		2x 47 uF 0805	Placed at primary side near to VR output
VCCPLL Power Plane at V1P0A VR output		1x 0.1uF 0402	Placed at primary side near to VR output

Notes:
1. These examples are based on 1MHz switching frequency VR with bandwidth of up to 250kHz.
2. Bulk decoupling is not a "requirement" but recommendation only. It is an example of VR design/VR bandwidth. Customer should work with respective vendor to validate their VR & bulk decoupling designs to ensure the electrical requirements are met.

KBL-R U42 / KBL U 22 Decoupling Requirements (Sheet 1 of 3)

Domain	Backside cap	Primary side cap	Placement guideline
Vcc	7x 10 uF 0402		Place on secondary side, underneath the package
	31x 1 uF 0402 or 0201		Refer to diagram in Note 4 below for placement recommendation of 0402 caps Refer to diagram in Note 5 below for placement recommendation of 0201 caps
		9x 22 uF 0603	Place as close to the package as possible
		8x 47 uF 0805 (6.3V) ¹	
		8x 10 uF 0402	
Vcc/VccGT	5x 1 uF 0402 or 0201		Place as close to the package as possible
VccGT	12x 10 uF 0402		Place on secondary side, underneath the package
	14x 1 uF 0402 or 0201		
VccSA		7x 22 uF 0603	Place as close to the package as possible
		3x 47 uF 0805 (6.3V) ¹	
	7x 10 uF 0402		Place on secondary side, underneath the package
	7x 1 uF 0402 or 0201		
VccIO		6x 10 uF 0402	Place as close to the package as possible
		4x 1 uF 0402	Place as close to the package as possible
VDDQ		4x 10 uF 0402	Place as close to the package as possible
		3 x 22 uF 0603	Place as close to the package as possible
VDDQC		1 x 10 uF 0402	Preferred to place the 0402 10uF cap on the secondary under the package shadow near VDDQC pin and short to VDDQ rail under with a shape. Alternatively, if the 0402 cap cannot be placed on the backside, follow the example showed in Figure 48-3. The 0402 cap to VDDQC BGA routing should not exceed 48mm (Rdc). RVP design uses trace L=450mil, W=8mil between BGA and cap. Additional trace routing implemented in RVP design was not required.

Note: Refer to latest revision of KBL- RU PDG for final specifications

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsin 221, Taiwan, R.O.C.

Title: **CPU (Power CAP1)**

Size A3 Document Number: **Vegas SKL/KBL-U** Rev: **A00**






Date: Wednesday, November 08, 2017 Sheet 10 of 105

Main Func = CPU




PCH DERIVED RAILS

UNSLICED GT


VCCIO



Layout Note:
1uF:
C1174 near N15
C1180 near K15
C1173 near AF20
C1172 near N18
C1175 near AB19
22uF :
C1182 C1184 near N15
10uF:
C1176 near N15



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU_(Power CAP2)

Size

Document Number

Custom

Vegas SKL/KBL-U



Date: Wednesday, November 08, 2017

Sheet 11 of 105






Rev A00

Main Func = DDR4 SODIMM

```
20170502  DM1
062.10011.00T1>
062.10011.01B1
```



Layout note: closed to Dimm
0921 Install



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
DDR4-SODIMM1			
Size	Document Number		Rev
Custom	Vegas SKL/KBL-U		A00
Date:	Wednesday, November 08, 2017	Sheet 13 of	106

[61] WIFI_RF_EN <<< _____



[#545659 Rev0.7]

GPIO Group	Power Pins	Voltage
Primary Well Group A (GPP_A)	VCCPGPPA	1.8V or 3.3V
Primary Well Group B (GPP_B)	VCCPGPPB	1.8V or 3.3V
Primary Well Group C (GPP_C)	VCCPGPPC	1.8V or 3.3V
Primary Well Group D (GPP_D)	VCCPGPPD	1.8V or 3.3V
Primary Well Group E (GPP_E)	VCCPGPPE	1.8V or 3.3V
Primary Well Group F (GPP_F)	VCCPGPPF	1.8V
Primary Well Group G (GPP_G)	VCCPGPPG	1.8V or 3.3V
Deep Sleep Well Group (GPD)	VCCPDSW_3p3	3.3V

GPIO	Usage
DGPU_PWR_EN#	BIOS drives to turn on/off the discrete graphics power.
DGPU_PWROK	dGPU voltage regulator drives to indicate power status to the PCH. It enables clocks to dGPU.
DGPU_HOLD_RST#	Discrete Graphics Enable signal. BIOS controls and a PCH GPIO drives. It gates Platform Reset to enable Reset for the dGPU.
DGPU_PRSENT#	Used only by the CRB or if Graphic Cards requiring AC caps on the motherboard or add-in card is supported on the platform to indicate that a card is present.



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (CS-2/EMMC)Size
A3


Document Number

Vegas SKL/KBL-U

Rev	A00
-----	------------

Date: Wednesday, November 08, 2017

Sheet 15 of 105



PCIe Table

Port	Device	Share SIOB
0	N/A	USB3.0_3
1	N/A	USB3.0_4
2	WLAN	
3	LAN	
4	LAN	
5 (LO-L3)	GPU	
6 (L3)	HDD	SATA0
6 (L2)	ODD	SATA1
6 (LO-L1)	N/A	

USB 2.0 Table

Pair	Device
0	USB3.0 Port1
1	USB3.0 Port2
2	USB2.0 Port3 (IOBD)
3	Finger Print
4	CAMERA
5	Card Reader
6	Touch Panel
7	WLAN

#545659 (SKL_PCH_U_Y_R0 Rev0.7)
Figure 3-1. HSIO Muxing on SKL PCH-LP (U Series)






Table 24-2. PCI Express* Port Feature Details

SKL	Max Device (Ports)	Max Lanes	PCIe* Gen Type	Encoding	Transfer Rate (MT/s)	Theoretical Max Bandwidth (GB/s)		
						x1	x2	x4
U	6	12	1	8b/10b	2500	0.25	0.50	1.00
			2	8b/10b	5000	0.50	1.00	2.00
			3	128b/130b	8000	1.00	2.00	3.94
Y	5	10	1	8b/10b	2500	0.25	0.50	1.00
			2	8b/10b	5000	0.50	1.00	2.00


Table 24-3. PCI Express* Link Configurations Supported

SKL	PCIe Link Config	PCI Express* Lanes											
		Port											
		1	2	3	4	5	6	7	8	9	10	11	12
U	1x4	Port1				Port5				Port9			
	2x2	Port1		Port3		Port5		Port7		Port9		Port11	
	1x2 + 2x1	Port1		Port3		Port4		Port5		Port7		Port8	
	4x1	Port1		Port2		Port3		Port4		Port5		Port6	
	1x4	Port1				Port5				Port9			
Y	2x2	Port1		Port3		Port5		Port7					
	1x2 + 2x1	Port1		Port3		Port4		Port5		Port7		Port8	
	4x1	Port1		Port2		Port3		Port4		Port5		Port6	
	1x2									Port9			
	2x1									Port9			

Main Func = PCH








(PDG#543016)
WAKE#: Ensure that WAKE# signal Trise (Maximum) is <100 ns.





[#543016 Rev0.7]
EXT_PWR_GATE#: Due to a bug on A0, a temporary pull-up resistor will be required to overcome the internal 20k pull-down that is active during the early portion of the power up sequence

+VCCMPHYGTAON_1P0



Main Func = PCH



PCH strap pin:


eSPI or LPC	Sampled at rising edge of RSMRST#
SML0_ALERT# / GPP_C5	This signal has a weak internal pull-down. 0 = LPC is selected for EC. 1 = eSPI is selected for EC.

This signal has a weak internal pull-down.

Table 3: Platform Supported Pin Strap Settings for LPC / eSPI / SPI Flash

ESPI Enable Strap (ESPI_EN) Value (0: LPC, 1: eSPI)	Boot BIOS Strap (BBS) Value (0: SPI, 1: LPC/eSPI)	EC Connection	Boot (BIOS) Flash Connection (Section 3.1.4)
0	0	LPC	SPI
0	1	LPC	LPC
1	0	eSPI	SPI
1	1	eSPI	eSPI (to EC over eSPI Peripheral Channel) (refer to Section 3.1.4 for details)

PCH Prim














PCH strap pin:

BOOT HALT
SPI0_MOSI
0 = ENABLED 1 = DISABLED WEAK INTERNAL PU

This signal has a weak internal pull-up.

PCH Prim



Main Func = PCH

PCH strap pin:

Flash Descriptor Security Override/
Intel ME Debug Mode

HDA_SDOUT

Low = Default
High = Enable

The internal pull-down is disabled after PLTRST# deasserts

[24,79,85] DGPU_PWROK

>>>

[27] HDA_CODEC_BITCLK

<<<

[27] HDA_CODEC_SDOUT

<<<

[27] HDA_CODEC_SYNC

<<<

[27] HDA_SDINO

>>>

[24] ME_FWP

<<<

[27] SPKR

<<<


PCH strap pin:

NO REBOOT

HDA_SPKR

Low = Enable (Default)
High = Disable

The internal pull-down is disabled after PLTRST# deasserts



<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (AUDIO/SDIO/SDXC)

Size
A4


Document Number
Vegas SKL/KBL-U

Rev
A00

Date: Wednesday, November 08, 2017

Sheet 19 of 105

Main Func = PCH



PCH strap pin:

No Reboot	Sampled at rising edge of PCH_PWROK
GSPi0_MOSI / GPP_B18	0 = Disable "No Reboot" mode. 1 = Enable "No Reboot" mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.

The signal has a weak internal pull-down.

BIOS strap pin:

PROJECT Strap pin	PROJECT_ID2	PROJECT_ID1
Turis	X	0
Vegas	X	1
KBL	0	X
SKL	1	X

BIOS strap pin:

BIOS UMA/DIS Strap pin	BOARD_ID2
UMA	0
DIS	1









BIOS strap pin:

BIOS VRAM Size Strap pin	VRAM_ID1
4G	0
2G	1

BIOS strap pin:

BIOS UMA/DIS Strap pin	TPM_SELECT
TPM	1
NON_TPM	0

Main Func = PCH



<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (POWER1)Size
A

Document Number

Vegas SKL/KBL-U



Rev	A00
-----	------------

Date: Wednesday, November 08, 2017

Sheet 21 of 105

Date: Wednesday, November 08, 2017

Sheet 21 of 105



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU_(RSVD)

Size
A4

Document Number


Vegas SKL/KBL-U

Rev
A00

Date: Wednesday, November 08, 2017

Sheet 22 of 105

Main Func = PCH




Skylake U Processor Corner NCTF Motherboard Test Point Example


Pin Number	Pin Name	Description	Corner
BB70	NCTFVSS	Test Point (TP)	Corner BB71
BB67	NCTFVSS	Test Point (TP)	
BA71	NCTFVSS	Test Point (TP)	
AV71	NCTFVSS	Test Point (TP)	Corner BB1
BA1	NCTFVSS	Test Point (TP)	
BA2	NCTFVSS	Test Point (TP)	
AV1	NCTFVSS	Test Point (TP)	Corner A1
C1	NCTFVSS	Test Point (TP)	
A5	NCTFVSS	Test Point (TP)	
A70	NCTFVSS	Test Point (TP)	Corner A71
A67	NCTFVSS	Test Point (TP)	
B71	NCTFVSS	Test Point (TP)	
E71	NCTFVSS	Test Point (TP)	

Main Func = SPI Flash

SPI Flash ROM1(16M) for PCH



Main Func = RTC



29.2.1 VCCRTC External Circuit

On KBL, the VCCRTC max voltage is being reduced to minimize leakage on the ESD diodes and prevent RTC oscillator problems. Whether VCCRTC is sourced from Vbatt in G3 or VCCDSW_3p3 in Non-G3 state, platform designers must ensure the effective voltage at VCCRTC does not exceed 3.2V. The following sections will detail various options platform designers can use to achieve this new specification.

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Flash/RTC

Size
A4


Document Number

Turis/Vegas KBL-R

Rev
A00

Date: Wednesday, November 08, 2017

Sheet 25 of 105

[illegible]


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
THERMAL NCT7718W/Fan			
Size Custom	Document Number	Rev	
Turis/Vegas KBL-R		A00	
Date:	Wednesday, November 08, 2017	Sheet 26 of	105

Main Func = Audio


Layout Note:

Speaker trace width >40mil @ 2W4ohm speaker power




CONN Pin	Net name
Pin1	SPK_R+
Pin2	SPK_R-
Pin3	SPK_L+
Pin4	SPK_L-

Speaker




Universal Jack (Moved to I/O Board)



Delay circuit

(JACK PLUG DET: on IO Board)



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Audio IO

Size
Custom

Document Number

Turis/Vegas KBL-R




Rev
A00

Date: Wednesday, November 08, 2017

Sheet 29 of


105

Main Func = LAN






RTL8111GUS-CG	RTL8111G-CGT	RTL8106EUS-CG	RTL8106E-CG
71.08111.W03	71.08111.U03	71.08106.003	071.08106.0003
SWR mode	LDO mode	SWR mode	LDO mode
10/100/1000M	10/100/1000M	10/100M	10/100M

LAN CHIP (10/100/1000M & 10/100M co-lay)

[illegible]

LAN TransFormer (10/100/1000M & 10/100M co-lay)



21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


XFOM&RJ45

Vegas SKL/KBL-U

Rev 404

Sheet 32 of 105


Main Func = Card Reader




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Card Reader-RTS5170			
Size A4	Document Number Vegas SKL/KBL-U		Rev A00
Date: Wednesday, November 08, 2017		Sheet 33 of	105

Main Func = USB3.0 Port1



Main Func = USB2.0 Port3



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB switch

Size

Document Number

Turis/Vegas KBL-R


Rev

A00

Date: Wednesday, November 08, 2017


Sheet 35 of 105

USB port 3 (USB2.0 only) CMC




USB ESD Diode

Stuff for ESD R2 spec





<Core Design>

Main Func = Power & Sequence




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Connected_Standby(1/2)+DS3			
Size A4	Document Number Vegas SKL/KBL-U		Rev A00
Date: Wednesday, November 08, 2017		Sheet 41 of	105




Main Func = Charger




$$I_{ACIMHW} = \frac{V_{ACIMHW}}{32 \times PR4433}$$
$$I_{CCLIMHW} = \frac{V_{CCLIMHW}}{32 \times PR4436}$$


Need fine tune



PR4405	2 cell	3 cell	4 cell
NVDC	100k	66.5k	82.5k
HYBRID	165k	182k	147k




Main Func = 3D3V_5V



Change PU4503 from 074.06575.0A to 74.51225.073 by power change 2/26

Design Current=3.5A
5.25A<OCP>6.3A



Close to VFB Pin (pin5)

Close to VFB Pin (pin2)

I/P cap: CHIP CAP C 10U 25V K0805 X5R/ 78.10622.51L
Inductor: CHIP IND 3.3UH PCMC063T-3R3MN Cyntec 28mohm/30mohm Isat =13.5Arms 68.3R310.20A
O/P cap: CHIP CAP EL 220U 6.3V M6.3*4.4 /Chemi-con/ 18mohm / 79.22710.3KL
H/S: SIS412 / 24mohm/30mohm@4.5Vgs / 84.00412.037
L/S: SIS412 / 24mohm/30mohm@4.5Vgs / 84.00412.037


I/P cap: CHIP CAP C 10U 25V K0805 X5R/ 78.10622.51L
Inductor: CHIP CHOKE 2.2U PCMC063T-2R2MN 18mohm/20mohm Isat =14Arms 68.2R210.20B
O/P cap: CHIP CAP EL 220U 6.3V M6.3*4.4 /Chemi-con/ 18mohm / 79.22710.3KL
H/S: SIS412 / 24mohm/30mohm@4.5Vgs / 84.00412.037
L/S: SIS780 / 14.5mohm/17.5mohm@4.5Vgs / 84.00780.037

20170427




Date: Wednesday, November 08, 2017 Sheet 46 of 105

Main Func = CPU_CORE


20170427



<Core Design>



20170427






SKL_U22_15W
Icc(max)=4.5A
TDC=3.7A

Confirm with EE
22uF/0805 total 6pcs
(78.22610.L2L)

Cyntec. 7.3mm x6.8mm x3.0mm
DCR: 4.0~4.2 mohm
Idc : 17.5A , Isat : 22A

SSID = PWR.Plane.Regulator 1p2v& 2D5V

**APL5930 for VPP_2D5V**

[illegible]

SSID = PWR.Plane.Regulator_1p0v

AOZ2262 for 1D0V

DCR=5~5.5mohm
IDC=15.5A, Isat=25A

PL5301
COIL-1UH-34-GP-J1

68.1R01A.20B

design current : 8.92A

SC22U6D3V3MX-1-DL-GP 20170810
SC22U6D3V3MX-1-DL-GP New Common Part
SC22U6D3V3MX-1-DL-GP
SC22U6D3V3MX-1-DL-GP

Vo=0.8x(1+R1/R2)
=0.8x(1+7.5/30)
=1.00


AOZ2262QI-10-GP-U 074.02262.0043

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

AOZ2262QI_1D0V

Document Number
Vegas SKL/KBL-U

Date: Wednesday, November 08, 2017 Sheet 53 of 105



SSID = PWR.Plane.Regulator_1p0v

AOZ2262 for 1D0V

DCR=5~5.5mohm
IDC=15.5A, Isat=25A

PL5301
COIL-1UH-34-GP-J1

68.1R01A.20B

design current : 8.92A

SC22U6D3V3MX-1-DL-GP 20170810
SC22U6D3V3MX-1-DL-GP New Common Part
SC22U6D3V3MX-1-DL-GP
SC22U6D3V3MX-1-DL-GP

Vo=0.8x(1+R1/R2)
=0.8x(1+7.5/30)
=1.00

AOZ2262QI-10-GP-U 074.02262.0043

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

AOZ2262QI_1D0V

Document Number
Vegas SKL/KBL-U

Date: Wednesday, November 08, 2017 Sheet 53 of 105

SSID = PWR.Plane.Regulator_1p0v

AOZ2262 for 1D0V

DCR=5~5.5mohm
IDC=15.5A, Isat=25A

PL5301
COIL-1UH-34-GP-J1

68.1R01A.20B

design current : 8.92A

SC22U6D3V3MX-1-DL-GP 20170810
SC22U6D3V3MX-1-DL-GP New Common Part
SC22U6D3V3MX-1-DL-GP
SC22U6D3V3MX-1-DL-GP

Vo=0.8x(1+R1/R2)
=0.8x(1+7.5/30)
=1.00

AOZ2262QI-10-GP-U 074.02262.0043

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

AOZ2262QI_1D0V

Document Number
Vegas SKL/KBL-U

Date: Wednesday, November 08, 2017 Sheet 53 of 105

SSID = PWR.Plane.Regulator_1p0v

AOZ2262 for 1D0V

DCR=5~5.5mohm
IDC=15.5A, Isat=25A

PL5301
COIL-1UH-34-GP-J1

68.1R01A.20B

design current : 8.92A

SC22U6D3V3MX-1-DL-GP 20170810
SC22U6D3V3MX-1-DL-GP New Common Part
SC22U6D3V3MX-1-DL-GP
SC22U6D3V3MX-1-DL-GP

Vo=0.8x(1+R1/R2)
=0.8x(1+7.5/30)
=1.00

AOZ2262QI-10-GP-U 074.02262.0043

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

AOZ2262QI_1D0V

Document Number
Vegas SKL/KBL-U

Date: Wednesday, November 08, 2017 Sheet 53 of 105

SSID = PWR.Plane.Regulator_1p0v

AOZ2262 for 1D0V

**DCR=5~5.5mohm
IDC=15.5A, Isat=25A**

PW10V

design current : 8.92A

$$V_o = 0.8 \times \left(1 + \frac{R1}{R2}\right) = 0.8 \times \left(1 + \frac{7.5}{30}\right) = 1.00$$

[40] 1D0V_S5_PWRGD <<< PR5305 1 0R0402-PAD


[17,21,40,45,54] 3V_5V_POK >>> PR5306 1 0R0402-PAD

Core Design

DELL Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title	AOZ2262QI_1D0V	
Size	Document Number	Rev
Custom	Vegas SKL/KBL-U	A00
Date:	Wednesday, November 08, 2017	Sheet 53 of 105

Main Func = 1D8V

APL5930 for 1D8V_S5



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LDO-V1D5V&V1D8V

Size
A4



Document Number
Vegas SKL/KBL-U

Rev
A00





Date: Wednesday, November 08, 2017

Sheet 54 of 105


2
Main Func = CAMERA



Main Func = HDMI




EMI Request:



Main Func = HDD


SATA HDD Connector



CONN		FFC
GND	S1	1
A+	S2	2
A-	S3	3
GND	S4	4
B-	S5	5
B+	S6	6
GND	S7	7
GND	P1	
GND	P2	
GND	P3	
5V	P4	10
5V	P5	11
5V	P6	12
GND	P7	
GND	P8	

Main Func = ODD

ODD Connector



<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title INT IO (HDD/ODD)


Size Custom Document Number Vegas SKL/KBL-U Rev A00

Date: Wednesday, November 08, 2017 Sheet 60 of 105

Main Func = WLAN





Reserved for NGFF Debug Card



EE Note:
For NFGG Debug Card:
Stuff Ra, Rb; DY Rc.
Note:pin 76 and pin 77 need contact to GND

Support: Intel Dual Band Wireless-AC 3160



DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
NGFF WLAN CONN






Size A4 Document Number
Vegas SKL/KBL-U

Date: Wednesday, November 08, 2017 Sheet 61 of 105

Rev
A00

Main Func = eMMC

EMMC




<Core Design>



Title				
eMMC				
Size	Document Number			Rev
A3	Vegas SKL/KBL-R			A00
Date:	Wednesday, November 08, 2017		Sheet 63 of	105


Power button

Main Func = Battery LED






Main Func = HDD LED



SATA HDD LED LOW actived from PCH GPIO




4 Main Func = TPAD



Vages install Non PTP



Precision Touch Pad Connector



Pin number	Pin name
1	VDD
2	DAT(I2C)
3	CLK(I2C)
4	GND
5	ATTN
6	GPIO
7	DAT(PS2)
8	CLK(PS2)


TP side has pull high

TP_VDD

R65141
10KR2JL-GP

2 INT_TP#


02




<Core Design>



I/O Board Connector



Pitch: 1mm
Power: 6 pins
GND: 7 pins
AGND: 2 Pins




Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Core Design>

SSID = User.interface

Free Fall Sensor

DVT1 add FFS 2/18



2014.04.24 Venzer suggest, reserve to prevent error trigger

Note

- (1) Keep all signals are the same trace width. (included VDD, GND).
- (2) No VIA under IC bottom.

Note

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Free Fall Sensor

Size
A3

Document Number

Vegas SKL/KBL-U

Rev

A00


Date: Wednesday, November 08, 2017

Sheet 67 of 105

Main Func = Debug

UART

[24,61] HOST_DEBUG_TX >>>
[20] UART_2_CTXD_DRXD >>>
[20] UART_2_CRXD_DTXD <<<



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Dubug connector



Size
A4

Document Number
Vegas SKL/KBL-R

Rev
A00

Date: Friday, November 10, 2017Sheet 68 of 105

20170502



GFX & GPP, 85Ω
GFX & GPP CLK, 85Ω











Table 3-5 PCI Express® Bus Interface

Pin Name	I/O	Description
PERSTb	I	Fundamental reset. 3.3-V tolerant pad. This signal must be asserted during any fundamental reset event, such as power up, warm boot, reset button pressed, CTL-ALT-DEL, Windows restart, or wake from D3.
PCIE_REFCLKP/N	I	PCI Express PLL differential reference clock (+/-). 100-MHz (± 300 ppm) input frequency; 0-V to 0.7-V single-ended swing.
PCIE_TX[7:0]P/N	O	PCI Express transmitter output data channel TX[7:0] (+/-). Differential serial data transmitted up to a 8.0-GT/s bit rate.
PCIE_RX[7:0]P/N	I	PCI Express receiver input data channel RX[7:0] (+/-). Differential serial data received up to a 8.0-GT/s bit rate.
PCIE_CALR_RX	I	Connect to PCIE_VDDC through a 1-kΩ (1% tolerance) resistor.
PCIE_CALR_TX	I	Connect to PCIE_VDDC through a 1.69-kΩ (1% tolerance) resistor.
CLKREQB	O	Reserved, do not connect on the PCB.

DGPU_HOLD_RST#	
H	dGPU mode
L	IGPU
H	IGPU with BACO



Main Func = dGPU



BALL: AB11, AB12
R16 : NC
MESO : VDDC

OPS

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

077_GPU (2/5) DIGITALOUT

Size

Project Name

Vegas SKL/KBL-U



Rev

x00

Date: Wednesday, November 08, 2017

Sheet 77 of 105


Main Func = dGPU




Please MVREF drivers and Caps close to ASIC

DDR3/GDDR3 Memory Stuff Option(R16)


	GDDR5	GDDR3	DDR3
MVDDQ	1.5V	1D35V	1.5V
Ra	40.2R	40.2R	40.2R
Rb	100R	100R	100R



Place all these componets very close to GPU (within 25mm) and keep all componets close to each other
This basic topology should be used for DRAM_RST for DDR3/GDDR5







???
Difference with AMD



Debug only, for clock observation, if not needed, DNI

<Core Design>



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.



Pre-PWROK METAL VID CODES

	SVC	SVD	Output Voltage
	0	0	1.1
	0	1	1.0
a	1	0	0.9
	1	1	0.8

AMD suggestion	1	0	0.9
	1	1	0.8



	SVID	PWR Sequencing
R16	R7919 R7920	PR8611 PC8607 / PR8612 PC8612





Table 8. Boot-VID Code

SVC	SVD	Voltage Selected (V)
0	0	1.1
0	1	1.0
1	0	0.9
1	1	0.8

R _{pu} (Ω)	R _{pd} (Ω)	Bits [3:1]
100	100	000
100	150	001
100	200	010
100	250	011
100	300	100
100	350	101
100	400	110
100	450	111

NC	4750	000
8450	2000	001
4530	2000	010
6980	4990	011
4530	4990	100
3240	5620	101
3400	10000	110
4750	NC	111

Note: 0400 1% represents any value





Note: 0402 1% resistors are required

#3 PS0 ~ PS3 Setting


PS_0	R_pu	R_pd	Bits[3:1]	Size of the Prim
	NC	4750	000	128 MB
	8450	2000	001	256 MB
	4550	2000	010	64 MB
	6980	4990	011	Reserved
	4530	4990	100	N/A
	3240	5620	101	N/A
	3400	10000	110	N/A
	4750	NC	111	N/A

PS_1	R_pm	R_pd	Bits[3:1]
540	4750	000	PGA GENG is not supported ; The CL_KRST06 power management capability is disabled
545	2000	001	PGA GENG is supported ; The CL_KRST06 power management capability is disabled
4530	4000	000	PGA GENG is not supported ; The CL_KRST06 power management capability is disabled
6980	4990	011	PGA GENG is supported ; The CL_KRST06 power management capability is enabled
4530	4990	100	N/A
3240	5620	101	N/A
	10000	110	N/A
4750	N/A	111	N/A

PS_2	Rpu	Rpd	Bits[3:1]	
	NC	4750	000	Disable the external BIOS ROM device.
	8450	2000	001	N/A
	4530	2000	010	N/A
	6980	4990	011	N/A
	4530	4990	100	Enable the external BIOS ROM device.
	3240	5620	101	N/A
	3400	10000	110	N/A
	4750	NC	111	N/A




MLPS Memory ID setting									
Board_config(2/0)	Memory Type	Configuration	Row x Col x Bank bits	Channel Size	Vendor FN	Wastron FN	SMT quantity	R_pu	R_pd
ID	[2/0]							R7932	R7993
0	001	Samsung - GDDR5	256M x 32 bits	20B	K4G0325FB-HC28	NIMMH		NC	4750
1	000	Micron - GDDR5	256M x 32 bits	20B	MTS1J26M32HF-70A	V15MH		6450	2000
2	010	SK Hynix - GDDR5	256M x 32 bits	20B	H5GCG824MIR-R0C	029XX		4530	2000
3	011								
4	100								
5	101								
6	110								
7	111								



<Core Design>

20170502



AMD schematic Review need
10uF x 1, 2.2uF x 5, 0.1uF x 1, 0.01uF x 1




<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
080_GPU (5/5) PWR/GND			
Size	Project Name	Rev	
	<Project Name>		
Date:	Wednesday, November 08, 2017	Sheet 80 of 105	



Main Func = dGPU power



Main Func = dGPU




GPU PWR Sequencing

3D3V_VGAS0
=> 0D95V_VGA_S0/1D8V_VGA_S0
=> 1D5V_VGA_S0
=> VGA_CORE

All the ASIC supplies must reach their respective nominal voltages within 20ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. The maximum slew rate on all rails is 50mV/us.

It is recommended that the 3.3V rail ramp up first.


It is recommended that the 0.95V rail reach at least 90% of its normal value no later than 2ms from the start of VDDC ramping up.



EN rating 23V
EN Rising Threshold : 0.8V


ILIM LOW , ILIM=6.5A
ILIM FLOAT , ILIM=9.5A
ILIM HIGH , ILIM=12.5A

EN rating 23V
EN Rising Threshold : 0.8V



84.02130.031
2nd = 84.00102.031
3rd = 84.03413.B31

SYW232 for 0.95V_S5




For power down sequence


2015/02/09 modify

2015/02/09 modify

Main Func = UnusedParts




Main Func = EMI & RF Capacitors





SSID = TPM

??? RTC Gen9 power



TPM IC	Mounted	Unmounted
NPC65x	R1	R2
NPC75x	R2	R1




modify from 3D3V_S5_PCH to 3D3V_S5
20160909 (DVT2)




[17,31,55,61,63,76] PLT_RST# >>>

[16] PIRQA# <<<

	NPCT650		NPCT750	
Pin define	Power Name	Power status	Power Name	Power status
Pin1	VSB	VALW	VSB	VALW
Pin8	VDD	VRUN	VHIO	VRUN (S0)
Pin14	VHIO	VSPI	NC	nc
Pin22	VHIO	VSPI	VHIO	VRUN (S0)





Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

TPM

Size

A4

Document Number

Vegas SKL/KBL-U

Rev

A00

Date

Wednesday, November 08, 2017




Sheet

91

of

105


SSID = Finger Print





FingerPrint Pin Assignments.

- Pin 1 = 3.3Vin
- Pin 2 = (ND)
- Pin 3 = D-
- Pin 4 = D+
- Pin 5 = Reset_N
- Pin 6 = GND


For EMI Reserved



Layout Note:
close to FPR1



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Finger Print



Size
A4

Document Number
Vegas SKL/KBL-U

Rev
A00

Date: Wednesday, November 08, 2017

Sheet 92 of 102



<Core Design>



Wistron Corporation


21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
Debug (XDP debug)


Size A4	Document Number Vegas SKL/KBL-U	Rev A00
------------	---	-------------------

Date: Wednesday, November 08, 2017 Sheet 99 of 105


CLK Block Diagram





[illegible]



		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Change History</i>			
Size	Document Number	Rev	
A3	<i>Vegas SKL/KBL-U</i>		<i>A00</i>
Date:	Wednesday, November 08, 2017	Sheet	101 of 105

POWER UP SEQUENCE DIAGRAM (NON Deep Sx Platform)




For DDR4 power sequence





KBC SMBus Block Diagram




MEC1416

GPIO013/SMB02_CLK/SMB02_CLK18


GPIO012/SMB02_DATA/SMB02_DATA18

SMBus Address:
0x94/0x95/0x96/0x97

Thermal Block Diagram



Audio Block Diagram



<Core Design>